I. INTRODUCTION

P
OWER management is a timely and essential research area, enabling advancement of system-on-chip (SoC) technology. The development of high-performance integrated voltage regulators, in terms of accuracy, power efficiency, response time, silicon area, and off-chip component free feature, is undoubtedly vital to the success of SoC. To enable these requirements, a low drop out (LDO) with single-transistor control (STC) based on the flipped voltage follower (FVF) [1] - [3] , with emphasis on the circuit theory for successful implementation, is presented in this paper [4] .
It is well known that generic LDO structure suffers from unavoidable tradeoffs between the accuracy and feedback stability [5] , [6] . A high loop gain, which results in improved steady-state regulation, degrades close-loop stability, so that different methodologies such as an advanced pole-zero can-cellation scheme in [5] , a load-dependent reference voltage concept in [6] , pole-splitting schemes in [7] - [10] , were proposed. Recently, a super source follower [11] , in form of FVF [1] - [3] , has been applied to the designs of a buffer [12] and a power stage [13] in LDO. The main advantage of the FVF is the reduced output impedance due to shunt feedback connection [11] , which is the key for obtaining good regulation and achieving frequency compensation. However, there are, in fact, many design issues have to be studied when using the FVF as a power stage. The studies in [1] - [3] do not focus on LDO design, and the application of the FVF in [12] is not for the power stage. In addition to the impedance control in [13] , loop stability is undoubtedly a key issue needed to be analyzed in detail, especially when using different combinations of output capacitor and ESR values [14] , [15] or when operating in the no output-capacitor (no-capacitor) condition [7] , [8] .
With regard to the above considerations, this paper intends to provide a detailed study on the stability of an LDO based on the FVF for different capacitors, equivalent series resistances (ESRs) and load conditions. No-capacitor condition for SoC applications is one of the topics that will be discussed in this paper.
The organization of this paper is as follows: Section II will introduce the STC-LDO structure and discuss the voltage regulation based on its local series-shunt feedback [11] . Section III will study the stability of the STC-LDO. The stability of the cases with the presence of an off-chip capacitor and no capacitor will be analyzed. Section IV will cover the load transient response and design requirements for fast response. Experimental results will be included in Section V.
II. STRUCTURE AND WORKING PRINCIPLE OF STC-LDO
The complete structure of a STC-LDO, including the required control-voltage generator, is shown in Fig. 1 . In particular, the STC-LDO is mainly composed of (the power pMOSFET to deliver load current from the supply to the output), (the control transistor) and a current source . where is the source-gate voltage of . is a constant and is independent of since it is biased constantly by . It is obvious from (1) that cannot be controlled independently of temperature and process variations due to . Therefore, a control-voltage generator is designed in Fig. 1 to overcome this problem.
The control-voltage generator is basically a simple amplifier in unity-gain configuration, except an additional transistor in diode connection biased by (same bias level of ) is inserted at the output stage. By providing a low tempco reference voltage (e.g., bandgap voltage reference) at the input of the unity-gain buffer, this will be re-generated at the output of the buffer. Thus, is given by (2) where is the source-gate voltage of . Since ( and are of the same size and of the same bias condition), the following relationship is achieved:
could provide an adjustable accordingly [11] . The channel length of and are suggested to be long such that channel modulation effect due to different can be minimized. A decoupling capacitor is suggested to be connected between the voltage node and the ground for eliminating voltage spikes at through charge re-distribution of of during the fast transient response for achieving better dynamics accuracy. In addition, the suggested decoupling capacitor helps to lessen noise injection to the STC-LDO.
This STC-LDO is simpler than the one reported in [13] . It can be easily observed that the structure in [13] is suitable for wide supply-voltage range. However, LDO is designed for voltage regulation at a small dropout voltage (even at the maximum ) for maximizing the power-conversion efficiency. Therefore, the typical application of the LDO is to provide a regulated voltage from a close-to-output supply voltage or as a post-regulator. The STC-LDO is well-suited for these applications, due to its extremely simple structure. The regulation range of the STC-LDO is given by (4) where is the saturation voltage of . From (4), the regulation range counting from is about one , which is generally sufficient for the aforementioned applications.
The mechanism of voltage regulation is explained here. Supposing is lower than the preset value, will be enforced to be reduced such that the gate voltage of decreases due to the non-inverting voltage gain of a common-gate amplifier. The increase of causes more drain current to be sourced to the load, as well as to the output capacitor. therefore increases. Similarly, when is higher than the preset value, is reduced and delivers less drain current to cause a decrease of . This continuous feedback results in the voltage regulation of STC-LDO at the preset voltage defined by . The line and load regulations of a LDO are given by [5] , [7] (5) (6) where is the voltage gain of the error amplifier in LDO; and are the transconductance and open-loop output resistance of the power pMOSFET.
in STC-LDO is reduced by . In general, for low-to-moderate . The approximations in both (5) and (6) are valid. This shows that the STC-LDO behaves similar to the conventional LDO. When is high, will be dominated by but not . However, although may not be greater one and the approximations in (5) and (6) are no longer valid, both load and line regulations of the STC-LDO are just same as those of the conventional LDO. Therefore, the key to improve both load and line regulations is to develop a high-gain error amplifier, while unaffecting the closed-loop stability.
III. STABILITY OF STC-LDO
The previously-stated voltage-regulation mechanism relies much the stability of the built-in local negative feedback of the STC-LDO. In this section, two cases will be studied. The first case is the STC-LDO with an off-chip capacitor. Different combinations of the loading condition and capacitor/ESR will be studied. The second case is the no-capacitor condition. Fig. 2 shows the equivalent small-signal circuit of the STC-LDO. Loop-gain analysis is done by breaking the feedback loop at the gate of . The loading effect due by is included by a "ghost" circuit.
A. Presence of Off-Chip Capacitor
The transistor sizes of and are exactly equal to those of and , respectively. Moreover, the dc bias of and are same as that of and as well. From the analysis, it is found that there are three left-half-plane (LHP) poles [shown in (7a)-(7c), at the bottom of the next page], and one LHP zero as follows.
(7d)
The poles are -dependent, since different vary and . In particular, may be smaller or larger than and in different . Moreover, from (7b), Miller effect happens to such that is pushed to a lower frequency. Fig. 3 The study is considered when the decreases from the maximum to zero (i.e.,
). The equations in (7a) to (7c) are modified at different . There are three possible cases:
: When is very large, is much smaller than but is larger than . Therefore, is dominated by , and the Miller effect at is negligible. From Fig. 3 , is cancelled by within one decade of frequency.
becomes the dominant pole. Since is a function of , and , is located at a frequency higher than the unity-gain frequency (UGF) of the loop gain. Thus, the loop gain basically has a single pole, and it is absolutely stable [11] .
2) Case 2: : When is lower and is at a level such that , (7a)-(7c) are reduced to the forms in Fig. 3 . becomes a constant. The change of , in principle, does not affect . The Miller effect to is also not significant due to the small , but is located at a relatively lower frequency than that in Case 1. Similar to Case 1, is at a high frequency. Thus, is designed to cancel within one decade of frequency.
is the dominant pole, and is higher than UGF. The feedback loop is stable.
3) Case 3: : When , the drain current of is equal to (see Fig. 1 ). is much larger than , and is close to (as is in deep subthreshold region) such that Miller effect is not significant. Similar to Case 2, the change of , in principle, does not affect . However, moves to a relatively higher frequency than that in Case 2. This illustrates is bounded due to the STC-LDO structure. As a result, the design of by is much easier than typical LDO, since the range of is bounded. The only requirement of is that should be designed within the range of (shown in Fig. 3 ) to achieve the best cancellation of for the stability of the STC-LDO.
From the discussion, it is found that is load-independent in principle when is reduced. The loop bandwidth at the moderate-to-zero load conditions is much better than the conventional LDO [17] . In addition, is bounded so that the requirement of is not as harsh as in the conventional LDO design.
In case of a large ESR such that and in any condition, it is trivial from (7a) and (7d) that is exactly equal for perfectly pole-zero cancellation, i.e., (8) Both and are independent of . will be the dominant pole, and is always at a frequency higher than UGF. It can be proven by comparing the effective capacitance and the effective resistance of both and . As a result, the stability of STC-LDO is achieved when is very large. It is noted that the UGF of Case 1, 2, and 3 can be found by the magnitude plot in Fig. 3 using gain-bandwidth product. Therefore, , and , the expression of can be obtained. The UGF is obviously not a constant since , and are loaddependent.
B. No-Output Capacitor
When there is no off-chip capacitor, there is just a parasitic capacitance due by the routing to the load circuit. As a result, it is reasonable to claim and . in (7a) locates to a very high frequency when Step-up load. and in (7d) vanishes. By re-written into , into and into , the remaining two poles are given by (9a)-(9c), at the bottom of the page. From (9a) and (9b), it is obviously that locates at a much higher frequency than at different . Moreover, when the STC-LDO is used to power-up a local, on-chip circuit block individually, the equivalent load capacitance from the small circuit block is not much. It is just about 20 pF at most. Assuming A/V and is larger than (the worst case), the corresponding position of is about 3 MHz and is typically higher than the UGF of the loop bandwidth of the STC-LDO when . Therefore, STC-LDO is absolutely stable in no-capacitor condition. Moreover, is a function of the small parasitic capacitances. The loop response in no-capacitor condition is fast. The proposed LDO in Fig. 1 have been simulated using the BSim3v3 models of a 0.35-m CMOS process, provided by Austria Mikro System (AMS) Group, Austria. Fig. 4 shows the loop-gain simulations with and without the output capacitor. From the simulation, the proposed LDO has phase margin of more than 60 when mA and mA.
IV. TRANSIENT RESPONSE OF STC-LDO
The load transient response of STC-LDO can be studied by Fig. 5 . The cases of step-down load and step-up load are analyzed in this section. A design condition of the control transistor will be derived after the analysis.
1) Case 1:
Step-Down Load [Refer to Fig. 5(a) ]: When decreases rapidly, the drain current of , , cannot stop instantaneously. The output capacitor is over-charged and the capacitor voltage exceeds the preset . The is thus increased, and this causes a larger happened. There is an excess current of amount of to charge the gate capacitance of for increasing the gate voltage such that will deliver less current to the load. The overshoot is then settled. 
2) Case 2:
Step-Up Load [Refer to Fig. 5(b) ]: Similarly, when suddenly increases, is not sufficient to supply the load. The output capacitor discharges and delivers current to the load. This causes drop of . This drop causes the reduction of , and then is reduced. The discharging current of the gate capacitance of is . Once the increases, more drain current from will supply the load and charge back to the preset voltage.
From the case study, it reveals that should be large for step-down load, while it should be small or even zero for step-up load. It is preferred that is sensitive to . The design condition of for higher sensibility to can be found by (10) where is the aspect ratio of . The variables in equation in (10) are extracted to (11) From (11), it is found that the first term refers to the expected response such that a positive results in a positive , and vice versa. However, the term helps the positive (step-down load case) but discourages the case with a negative (step-up load case). Therefore, when both step-up and step-down cases are needed to improve, a larger overdrive voltage is preferred, while a small of is suggested.
V. EXPERIMENTAL RESULTS
The LDO regulator shown in Fig. 1 respectively. It is obvious that the STC-LDO is stable in both cases. The settling time is as fast as s. In Fig. 9 (Fig. 10 is the zoomed-in views), low-ESR capacitors are used for the measurement.
F, 4.7 F and 10 F with m to 32 m . In these measurement, changes between 0 and 50 mA in about 500 ns. An added resistor is connected in series with the off-chip capacitor to test the effects of the additional ESR with increment of decades. From Fig. 8 , it is obvious that the STC-LDO is stable for those cases. The larger voltage spike when mA and 50 mA 0 is introduced by the transient current flowing into the larger . Therefore, when the STC-LDO is stable, it is no reason to add . For the no-capacitor case, a load transient response has been measured and is shown in Fig. 11 . The measurement probe capacitance is about 20 pF, and is therefore higher than 1 MHz, which is the estimated UGF of the loop bandwidth of the STC-LDO. From the result, the STC-LDO is again proven stable and responds fast to settle in about 300 ns. As a remark, there is no minimum load current requirement for the STC-LDO to be stable in the no-capacitor condition [7] , [8] .
More measurement results are included in Fig. 12 to prove the LDO is stable when the loading current changes from 0 to a moderate value and then to the maximum value. Two cases are specially tested:
F and the no-capacitor condition. From the measurement waveforms, it is obviously that the LDO is stable.
VI. CONCLUSION
In this paper, the LDO regulator based on the FVF to reduce the output impedance has been described. The impacts of the structure have been examined. It has been discussed that the STC-LDO structure provides much better LDO stability than the conventional LDO. In particular,
1) The loop bandwidth at low load current is independent of the load current. It has wider bandwidth than the conventional LDO.
2) The requirement of the ESR of the output capacitor is relatively easier to achieve, comparing the conventional LDO.
It is due to the fact that the load-dependent range of the second non-dominant pole is bounded.
3) The STC-LDO is absolutely stable for an output capacitor with a small or large ESR. 4) In addition, it is also absolutely stable in the no-capacitor condition. The loop bandwidth is wide as well for faster transient response. Moreover, the load transient response has been investigated. A design condition to improve the sensitivity of the control transistor has been derived. Experimental results have proven the analysis and the stated arguments.
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